

Sample &

Buy



LMV84x CMOS Input, RRIO, Low Power, Wide Supply Range, 4.5-MHz Operational Amplifiers

Technical

Documents

Features 1

- AEC-Q100 Automotive Qualification Test Guidance With the Following:
 - Device Temperature Grade 1: -40°C to +125°C Ambient Operating Temperature
 - Device HBM ESD Classification Level 2
 - **Device CDM ESD Classification Level C3**
- Unless Otherwise Noted, Typical Values at $T_{\Delta} = 25 \text{ °C}, V^+ = 5 \text{ V}.$
- Small 5-Pin SC70 Package (2.00 mm × 1.25 mm × 0.95 mm)
- Wide Supply Voltage Range: 2.7 V to 12 V
- Specified Performance at 3.3 V, 5 V and ±5 V
- Low Supply Current: 1 mA Per Channel
- Unity Gain Bandwidth: 4.5 MHz
- Open-Loop Gain: 133 dB
- Input Offset Voltage: 500 µV Maximum
- Input Bias Current: 0.3 pA
- CMRR at 112 dB and PSSR at 108 dB
- Input Voltage Noise: 20 nV/VHz
- Temperature Range: -40°C to 125°C
- Rail-to-Rail Input and Output (RRIO)

Applications 2

- High Impedance Sensor Interface
- **Battery-Powered Instrumentation**
- High Gain and Instrumentation Amplifiers
- DAC Buffers and Active Filters

3 Description

Tools &

Software

The LMV84x devices are low-voltage and low-power operational amplifiers that operate with supply voltages ranging from 2.7 V to 12 V and have rail-torail input and output capability. Their low offset voltage, low supply current, and CMOS inputs make them ideal for high impedance sensor interface and battery-powered applications.

Support &

Community

20

The single LMV841 is offered in the space-saving 5-Pin SC70 package, the dual LMV842 in the 8-Pin VSSOP and 8-Pin SOIC packages, and the quad LMV844 in the 14-Pin TSSOP and 14-Pin SOIC packages. These small packages are ideal solutions for area-constrained PCBs and portable electronics.

The LMV841-Q1, LMV842-Q1, and LMV844-Q1 incorporate enhanced manufacturing and support processes for the automotive market, including defect detection methodologies.


Reliability qualification is compliant with the requirements and temperature grades defined in the AEC-Q100 standard.

Device Information ⁽¹⁾						
PART NUMBER PACKAGE BODY SIZE (NO						
LMV841	SC70 (5)	2.00 mm × 1.25 mm				
1 MV/040	VSSOP (8)	3.00 mm × 3.00 mm				
LMV842	SOIC (8)	4.90 mm × 3.91 mm				
	SOIC (14)	8.65 mm × 3.91 mm				
LMV844	TSSOP (14)	5.00 mm × 4.40 mm				

Device Information⁽¹⁾

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Applications



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Table of Contents

1	Feat	tures 1
2	Арр	lications1
3	Des	cription 1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 3
	6.1	Absolute Maximum Ratings 3
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics - 3.3 V 4
	6.6	Electrical Characteristics – 5 V 6
	6.7	Electrical Characteristics – ±5-V 7
	6.8	Typical Characteristics 9
7	Deta	ailed Description 15
	7.1	Overview 15
	7.2	Functional Block Diagram 15

	7.3	Feature Description	15
	7.4	Device Functional Modes	16
8	Арр	lication and Implementation	20
	8.1	Application Information	20
	8.2	Typical Applications	20
9	Pow	er Supply Recommendations	24
10	Lay	out	24
	10.1	Layeat Calacinee mining	
	10.2	Layout Example	24
11	Dev	ice and Documentation Support	25
	11.1	Related Links	25
	11.2	Receiving Notification of Documentation Updates	25
	11.3	Community Resources	25
	11.4	Trademarks	25
	11.5	Electrostatic Discharge Caution	25
	11.6	Glossary	25
12		hanical, Packaging, and Orderable mation	25

4 Revision History


2


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


CI	hanges from Revision G (February 2013) to Revision H	Page
•	Added AEC-Q100 classification bullets for automotive applications in <i>Features</i>	1
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.	1
C	hanges from Revision F (February 2013) to Revision G	Page



5 Pin Configuration and Functions







Pin Functions

PIN		DESCRIPTION
NAME	I/O.	DESCRIPTION
+IN	I	Noninverting Input
–IN	I	Inverting Input
OUT	0	Output
V+	Р	Positive Supply
V–	Р	Negative Supply

6 Specifications

6.1 Absolute Maximum Ratings

See (1)(2)

		MIN	MAX	UNIT
V _{IN} differentia	al	-300	300	mV
Supply voltag	$V = (V^+ - V^-)$		13.2	V
Voltage at inp	age at input and output pins		V ⁻ – 0.3	V
Input current	out current		10	mA
Junction temp	perature ⁽³⁾		150	°C
Soldering	Infrared or convection (20 s)		235	°C
information	Wave soldering lead temp. (10 s)		260	°C
Storage temp	perature, T _{stg}	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office / Distributors for availability and specifications.

(3) The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A) / \theta_{JA}$. All numbers apply for packages soldered directly onto a PCB.

Copyright © 2006–2016, Texas Instruments Incorporated

SNOSAT1H-OCTOBER 2006-REVISED JULY 2016

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human-body model (HBM) ⁽¹⁾	±2000	V
V(ESD)	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±250	v

(1) Human-body model, applicable std. MIL-STD-883, Method 3015.7.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

	MIN	MAX	UNIT
Temperature ⁽¹⁾	-40	125	°C
Supply voltage $(V^+ - V^-)$	2.7	12	V

(1) The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A) / \theta_{JA}$. All numbers apply for packages soldered directly onto a PCB.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		LMV84x					
		DCK (SC70)	DGK (VSSOP)	D (SOIC)		PW (TSSOP)	UNIT
		5 PINS	8 PINS	8 PINS	14 PIN	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance ⁽²⁾	334	205	126	110	93	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

(2) The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A) / \theta_{JA}$. All numbers apply for packages soldered directly onto a PCB.

6.5 Electrical Characteristics – 3.3 V

Unless otherwise specified, all limits are ensured for $T_A = 25^{\circ}$ C, V⁺ = 3.3 V, V⁻ = 0 V, V_{CM} = V⁺/2, and R_L > 10 M Ω to V⁺/2.⁽¹⁾

	PARAMETER	TEST CON	DITIONS	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
V				-500	±50	500	
V _{OS}	Input offset voltage	at the temperature extremes		-800		800	μV
TCV _{OS}	Input offset voltage drift ⁽⁴⁾				0.5		
		at the temperature extremes		-5		5	µV/⁰C
	Input bias current ^{(4) (5)}				0.3	10	- 0
IB		at the temperature extremes				300	рА
l _{os}	Input offset current				40		fA
	Common-mode rejection ratio LMV841			84	112		dB
OMPR		$0 \text{ V} \leq \text{V}_{\text{CM}} \leq 3.3 \text{ V}$	at the temperature extremes	80			
CMRR	Common-mode rejection ratio LMV842 and LMV844			77	106		dB
		$0 \text{ V} \leq \text{V}_{\text{CM}} \leq 3.3 \text{ V}$	at the temperature extremes	75			
				86	108		
PSRR	Power supply rejection ratio 2.7 V :	2.7 V \leq V ⁺ \leq 12 V, V _O = V ⁺ /2	2.7 V \leq V ⁺ \leq 12 V, V _O = V ⁺ /2 at the temperature extremes				dB
CMVR	Input common-mode voltage range	CMRR ≥ 50 dB, at the temper	ature extremes	-0.1		3.4	V

(1) Electrical table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device.

(2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

- (4) This parameter is ensured by design and/or characterization and is not tested in production.
- (5) Positive current corresponds to current flowing into the device.
- 4 Submit Documentation Feedback

www.ti.com

Electrical Characteristics – 3.3 V (continued)

	PARAMETER	TEST CO	ONDITIONS	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
		$R_{L} = 2 k\Omega$ $V_{\Omega} = 0.3 V \text{ to } 3 V$	at the temperature	100 96	123		dB
A _{VOL}	Large signal voltage gain		at the temperature extremes	96			u.D
, WOL		$R_L = 10 k\Omega$		100	131		_
		$V_{O} = 0.2 \text{ V to } 3.1 \text{ V}$	at the temperature extremes	96			dB
					52	80	
	Output swing high,	$R_L = 2 k\Omega$ to V ⁺ /2	at the temperature extremes			120	mV
	(measured from V ⁺)				28	50	
Vo		$R_L = 10 \text{ k}\Omega \text{ to } V^+/2$	at the temperature extremes			70	mV
					65	100	
	Output swing low, (measured from V ⁻)	$R_L = 2 k\Omega$ to V ⁺ /2	at the temperature extremes			120	mV
		$R_L = 10 \text{ k}\Omega$ to V ⁺ /2			33	65	
			at the temperature extremes			75	
	Output short-circuit current ^{(6) (7)}	Sourcing $V_O = V^+/2$ $V_{IN} = 100 \text{ mV}$ Sinking $V_O = V^+/2$ $V_{IN} = -100 \text{ mV}$		20	32		
			at the temperature extremes	15			mA
lo				20	27		
			at the temperature extremes	15			
					0.93	1.5	
I _S	Supply current	Per Channel	at the temperature extremes			2	mA
SR	Slew rate ⁽⁸⁾	A _V = +1, V _O = 2.3 V _{PP} 10% to 90%			2.5		V/µs
GBW	Gain bandwidth product				4.5		MHz
Φ_{m}	Phase margin				67		Deg
e _n	Input-referred voltage noise	f = 1 kHz			20		nV/ √Hz
R _{OUT}	Open-loop output impedance	f = 3 MHz			70		Ω
THD+N	Total harmonic distortion + noise	$f = 1 \text{ kHz}$, $A_V = 1$ $R_L = 10 \text{ k}\Omega$			0.005%		
C _{IN}	Input capacitance				7		pF

Unless otherwise specified, all limits are ensured for $T_A = 25^{\circ}C$, $V^+ = 3.3 \text{ V}$, $V^- = 0 \text{ V}$, $V_{CM} = V^+/2$, and $R_L > 10 \text{ M}\Omega$ to $V^+/2$.⁽¹⁾

(6) The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A) / \theta_{JA}$. All numbers apply for packages soldered directly onto a PCB.

(7) Short circuit test is a momentary test.

(8) Number specified is the slower of positive and negative slew rates.

LMV841, LMV842, LMV844 LMV841-Q1, LMV842-Q1, LMV844-Q1

SNOSAT1H-OCTOBER 2006-REVISED JULY 2016

NSTRUMENTS

EXAS

www.ti.com

6.6 Electrical Characteristics – 5 V

	PARAMETER		CONDITIONS	MIN ⁽²⁾	TYP ⁽³⁾		UNIT	
	Input offect velters			-500	±50	500		
V _{OS}	Input offset voltage	at the temperature extre	emes	-800		800	μV	
TCV _{OS}	Input offset voltage drift (4)				0.35			
		at the temperature extre	emes	-5		5	µV/°C	
	Input bias current (4) (5)				0.3	10	~ ^	
IB		at the temperature extre	emes			300	рА	
l _{os}	Input offset current				40		fA	
	Common-mode rejection ratio	$0V \le V_{CM} \le 5V$		86	112		dB	
CMRR	LMV841	$0V \leq V_{CM} \leq 5V$	at the temperature extremes	80			aв	
CIVIER	Common-mode rejection ratio	$0 \setminus \langle \zeta \rangle \setminus \langle \zeta \rangle \langle \zeta $		81	106		dB	
	LMV842 and LMV844	$0V \le V_{CM} \le 5V$	at the temperature extremes	79			uБ	
PSRR	Power supply rejection ratio	$2.7V \le V^+ \le 12V, V_0 =$		86	108		dB	
		V+/2	at the temperature extremes	82			uв	
CMVR	Input common-mode voltage range	CMRR ≥ 50 dB, at the te	-0.2		5.2	V		
		$R_L = 2 k\Omega$		100	125		dB	
^		$V_0^2 = 0.3V$ to 4.7V	at the temperature extremes	96			uБ	
A _{VOL} Large signal voltage	Large signal voltage gain	$R_L = 10 \ k\Omega$		100	133		dB	
		$V_0 = 0.2V$ to 4.8V	at the temperature extremes	96			uБ	
		$P_{1} = 2 k \Omega t_{2} \lambda t_{1}^{+}/2$			68	100	100 mV	
	Output swing high,	$R_L = 2 k\Omega \text{ to } V^+/2$	at the temperature extremes			120	mv	
	(measured from V ⁺)	$R_1 = 10 \text{ k}\Omega \text{ to } V^+/2$			32	50	mV	
Vo		$K_{L} = 10 \text{ K} 2 10 \text{ V} / 2$	at the temperature extremes			70		
۷Ō		$R_1 = 2 k\Omega$ to V ⁺ /2			78	120 mV		
	Output swing low,		at the temperature extremes			140	IIIV	
	(measured from V ⁻)	$R_{\rm L} = 10 \text{ k}\Omega \text{ to } V^+/2$			38	70	mV	
			at the temperature extremes			80	IIIV	
		Sourcing $V_0 = V^+/2$		20	33		mA	
lo	Output short-circuit current (6) (7)	V _{IN} = 100 mV	at the temperature extremes	15			117.	
0		Sinking $V_0 = V^+/2$		20	28		mA	
		$V_{IN} = -100 \text{ mV}$	at the temperature extremes	15			IIIA	
Is	Supply current	Per Channel			0.96	1.5	mA	
15		at the temperature extremes				2	шл	
SR	Slew rate ⁽⁸⁾	A _V = +1, V _O = 4 V _{PP} 10% to 90%			2.5		V/µs	
GBW	Gain bandwidth product				4.5		MHz	
$\Phi_{\sf m}$	Phase margin				67		Deg	
e _n	Input-referred voltage noise	f = 1 kHz			20		nV/√Hz	

(1) Electrical table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device.

(2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

(4) This parameter is ensured by design and/or characterization and is not tested in production.

(5) Positive current corresponds to current flowing into the device.

(6) The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A) / \theta_{JA}$. All numbers apply for packages soldered directly onto a PCB.

(7) Short circuit test is a momentary test.

(8) Number specified is the slower of positive and negative slew rates.

6 Submit Documentation Feedback

Electrical Characteristics – 5 V (continued)

Unless otherwise specified, all limits are ensured for $T_A = 25^{\circ}$ C, V⁺ = 5 V, V⁻ = 0 V, V_{CM} = V⁺/2, and R_L > 10 M Ω to V⁺/2.⁽¹⁾

	PARAMETER	TEST CONDITIONS	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
R _{OUT}	Open-loop output impedance	f = 3 MHz		70		Ω
THD+N	Total harmonic distortion + noise	$f = 1 \text{ kHz}$, $A_V = 1 R_L = 10 \text{ k}\Omega$		0.003%		
C _{IN}	Input capacitance			6		pF

6.7 Electrical Characteristics – ±5-V

Unless otherwise specified, all limits are ensured for $T_A = 25^{\circ}C$, $V^+ = 5 V$, $V^- = -5 V$, $V_{CM} = 0 V$, and $R_L > 10 M\Omega$ to V_{CM} .⁽¹⁾

	PARAMETER	TEST	CONDITIONS	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT		
V	Innut offect veltere			-500	±50	500			
V _{OS}	Input offset voltage	at the temperature extre	mes	-800		800	μV		
TCV _{OS}	Input offset voltage drift (4)				0.25				
		at the temperature extre	mes	-5		5	µV/°C		
	Input bias current ^{(4) (5)}				0.3	10	pА		
IB		at the temperature extre	mes			300	рл		
I _{OS}	Input offset current				40		fA		
	Common-mode rejection ratio	$-5 V \leq V_{CM} \leq 5 V$		86	112		٩D		
CMRR	LMV841	$-5 \vee \leq V_{CM} \leq 5 \vee$	at the temperature extremes	80			dB		
	Common-mode rejection ratio	–5 V ≤ V _{CM} ≤ 5 V		86	106		dB		
	LMV842 and LMV844	-5 V 5 V _{CM} 5 5 V	at the temperature extremes	80			QD		
PSRR Power s	Power supply rejection ratio	$2.7 \text{ V} \le \text{V}^+ \le 12 \text{ V}, \text{ V}_0 =$		86	108		dB		
FORK	Fower supply rejection ratio	0 V	at the temperature extremes	82					
CMVR	Input common-mode voltage range	CMRR ≥ 50 dB	-5.2		5.2	V			
		$R_L = 2 k\Omega$		100	126		dB		
^	Lorgo signal voltage gain	$V_0 = -4.7 \text{ V} \text{ to } 4.7 \text{ V}$	at the temperature extremes	96			UD		
A _{VOL}	Large signal voltage gain	$R_L = 10 \ k\Omega$		100	136		dB		
		$V_{O} = -4.8 \text{ V} \text{ to } 4.8 \text{ V}$	at the temperature extremes	96					
		$R_1 = 2 k\Omega$ to 0 V			95	130	mV		
	Output swing high,	$R_{L} = 2 \ R_{2} \ 10 \ 0 \ V$	at the temperature extremes			155	mv		
	(measured from V ⁺)	$R_1 = 10 k\Omega$ to 0 V			44	75	m)/		
V		$R_L = 10 \text{ k}\Omega 10 0 \text{ V}$	at the temperature extremes			95	mV		
Vo		$R_L = 2 k\Omega$ to 0 V			105	160	mV		
	Output swing low,	$m_{\rm L} = 2 \ m_{\rm M} 2 \ 10 \ 0 \ V$	at the temperature extremes			200			
	(measured from V ⁻)	$R_{I} = 10 k\Omega \text{ to } 0 \text{ V}$			52	80	mV		
		$\nabla \Gamma = 10 \text{ km} \text{ m} \Gamma$	at the temperature extremes			100	IIIV		

(1) Electrical table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device.

(2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

- (4) This parameter is ensured by design and/or characterization and is not tested in production.
- (5) Positive current corresponds to current flowing into the device.

Copyright © 2006–2016, Texas Instruments Incorporated

7

Electrical Characteristics – ±5-V (continued)

Unless otherwise specified, all limits are ensured for $T_A = 25^{\circ}C$, $V^+ = 5 V$, $V^- = -5 V$, $V_{CM} = 0 V$, and $R_L > 10 M\Omega$ to V_{CM} .⁽¹⁾

	PARAMETER	TEST	CONDITIONS	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
		Sourcing $V_0 = 0 V$		20	37		~ ^
	Output short-circuit current ⁽⁶⁾ ⁽⁷⁾	V _{IN} = 100 mV	at the temperature extremes	15			mA
I _O		Sinking $V_0 = 0 V$		20	29		
		V _{IN} = −100 mV	at the temperature extremes	15			mA
I _S Supply current	Supply ourrest	Per Channel			1.03	1.7	~ ^
	Supply current	Per Channel	at the temperature extremes			2	mA
SR	Slew rate ⁽⁸⁾	A _V = +1, V _O = 9 V _{PP} 10% to 90%			2.5		V/µs
GBW	Gain bandwidth product				4.5		MHz
Φ_{m}	Phase margin				67		Deg
en	Input-referred voltage noise	f = 1 kHz			20		nV/√Hz
R _{OUT}	Open-loop output impedance	f = 3 MHz			70		Ω
THD+N	Total harmonic distortion + noise	$f = 1 \text{ kHz}$, $A_V = 1 R_L = 10 \text{k}\Omega$			0.006%		
C _{IN}	Input capacitance				3		pF

(6) The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A) / \theta_{JA}$. All numbers apply for packages soldered directly onto a PCB.

(7) Short circuit test is a momentary test.


8

(8) Number specified is the slower of positive and negative slew rates.



6.8 Typical Characteristics

At T_{A} = 25°C, R_{L} = 10 k $\Omega,$ V_{S} = 5 V. Unless otherwise specified.



LMV841, LMV842, LMV844 LMV841-Q1, LMV842-Q1, LMV844-Q1


SNOSAT1H-OCTOBER 2006-REVISED JULY 2016

EXAS **ISTRUMENTS**

www.ti.com

Typical Characteristics (continued)


At $T_A = 25^{\circ}$ C, $R_L = 10 \text{ k}\Omega$, $V_S = 5 \text{ V}$. Unless otherwise specified.





Typical Characteristics (continued)

At $T_A = 25^{\circ}C$, $R_L = 10 \text{ k}\Omega$, $V_S = 5 \text{ V}$. Unless otherwise specified.




LMV841, LMV842, LMV844 LMV841-Q1, LMV842-Q1, LMV844-Q1


SNOSAT1H-OCTOBER 2006-REVISED JULY 2016



www.ti.com

Typical Characteristics (continued)








LMV841, LMV842, LMV844 LMV841-Q1, LMV842-Q1, LMV844-Q1 SNOSAT1H-OCTOBER 2006-REVISED JULY 2016

www.ti.com

Typical Characteristics (continued)

At $T_A = 25^{\circ}$ C, $R_L = 10 \text{ k}\Omega$, $V_S = 5 \text{ V}$. Unless otherwise specified.



LMV841, LMV842, LMV844 LMV841-Q1, LMV842-Q1, LMV844-Q1


SNOSAT1H-OCTOBER 2006-REVISED JULY 2016



www.ti.com

Typical Characteristics (continued)

At $T_A = 25^{\circ}$ C, $R_L = 10 \text{ k}\Omega$, $V_S = 5 \text{ V}$. Unless otherwise specified.






7 Detailed Description

7.1 Overview

The LMV84x devices are operational amplifiers with near-precision specifications: low noise, low temperature drift, low offset, and rail-to-rail input and output. Possible application areas include instrumentation, medical, test equipment, audio, and automotive applications.

Its low supply current of 1 mA per amplifier, temperature range of −40°C to 125°C, 12-V supply with CMOS input, and the small SC70 package for the LMV841 make the LMV84x a unique op amp family and a perfect choice for portable electronics.

7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 Input Protection

The LMV84x have a set of anti-parallel diodes D_1 and D_2 between the input pins, as shown in Figure 34. These diodes are present to protect the input stage of the amplifier. At the same time, they limit the amount of differential input voltage that is allowed on the input pins.

A differential signal larger than one diode voltage drop can damage the diodes. The differential signal between the inputs needs to be limited to ± 300 mV or the input current needs to be limited to ± 10 mA.

NOTE

When the op amp is slewing, a differential input voltage exists that forward-biases the protection diodes. This may result in current being drawn from the signal source. While this current is already limited by the internal resistors R_1 and R_2 (both 130 Ω), a resistor of 1 k Ω can be placed in the feedback path, or a 500- Ω resistor can be placed in series with the input signal for further limitation.

Copyright © 2006–2016, Texas Instruments Incorporated



Feature Description (continued)




Figure 34. Protection Diodes Between the Input Pins

7.3.2 Input Stage

The input stage of this amplifier consists of both a PMOS and an NMOS input pair to achieve a rail-to-rail input range. For input voltages close to the negative rail, only the PMOS pair is active. Close to the positive rail, only the NMOS pair is active. In a transition region that extends from approximately 2 V below V⁺ to 1 V below V⁺, both pairs are active, and one pair gradually takes over from the other. In this transition region, the input-referred offset voltage changes from the offset voltage associated with the PMOS pair to that of the NMOS pair. The input pairs are trimmed independently to ensure an input offset voltage of less then 0.5 mV at room temperature over the complete rail-to-rail input range. This also significantly improves the CMRR of the amplifier in the transition region.

NOTE

The CMRR and PSRR limits in the tables are large-signal numbers that express the maximum variation of the input offset of the amplifier over the full common-mode voltage and supply voltage range, respectively. When the common-mode input voltage of the amplifier is within the transition region, the small signal CMRR and PSRR may be slightly lower than the large signal limits.

7.4 Device Functional Modes

7.4.1 Driving Capacitive Load

The LMV84x can be connected as noninverting unity gain amplifiers. This configuration is the most sensitive to capacitive loading. The combination of a capacitive load placed on the output of an amplifier along with the output impedance of the amplifier creates a phase lag, which reduces the phase margin of the amplifier. If the phase margin is significantly reduced, the response is under-damped, which causes peaking in the transfer. When there is too much peaking, the op amp might start oscillating.

The LMV84x can directly drive capacitive loads up to 100 pF without any stability issues. To drive heavier capacitive loads, an isolation resistor (R_{ISO}) must be used, as shown in Figure 35. By using this isolation resistor, the capacitive load is isolated from the output of the amplifier, and hence, the pole caused by C_L is no longer in the feedback loop. The larger the value of R_{ISO} , the more stable the output voltage is. If values of R_{ISO} are sufficiently large, the feedback loop is stable, independent of the value of C_L . However, larger values of R_{ISO} result in reduced output swing and reduced output current drive.

16 Submit Documentation Feedback

Product Folder Links: LMV841 LMV842 LMV844 LMV841-Q1 LMV842-Q1 LMV844-Q1



Device Functional Modes (continued)




Figure 35. Isolating Capacitive Load

7.4.2 Noise Performance

The LMV84x devices have good noise specifications, and are frequently used in low-noise applications. Therefore it is important to determine the noise of the total circuit. Besides the input-referred noise of the op amp, the feedback resistors may have an important contribution to the total noise.

For applications with a voltage input configuration, in general it is beneficial general, beneficial to keep the resistor values low. In these configurations high resistor values mean high noise levels. However, using low resistor values will increase the power consumption of the application. This is not always acceptable for portable applications, so there is a trade-off between noise level and power consumption.

Besides the noise contribution of the signal source, three types of noise need to be taken into account for calculating the noise performance of an op amp circuit:

- Input-referred voltage noise of the op amp
- Input-referred current noise of the op amp
- Noise sources of the resistors in the feedback network, configuring the op amp

To calculate the noise voltage at the output of the op amp, the first step is to determine a total equivalent noise source. This requires the transformation of all noise sources to the same reference node. A convenient choice for this node is the input of the op amp circuit. The next step is to add all the noise sources. The final step is to multiply the total equivalent input voltage noise with the gain of the op amp configuration.

If the input-referred voltage noise of the op amp is already placed at the input, the user can use the inputreferred voltage noise without further transferring. The input-referred current noise needs to be converted to an input-referred voltage noise. The current noise is negligibly small, as long as the equivalent resistance is not unrealistically large, so the user can leave the current noise out for these examples. That leaves the user with the noise sources of the resistors, being the thermal noise voltage. The influence of the resistors on the total noise can be seen in the following examples, one with high resistor values and one with low resistor values. Both examples describe an op amp configuration with a gain of 101 which gives the circuit a bandwidth of 44.5 kHz. The op amp noise is the same for both cases, that is, an input-referred noise voltage of $20nV/\sqrt{Hz}$ and a negligibly small input-referred noise current.




Figure 36. Noise Circuit

Copyright © 2006–2016, Texas Instruments Incorporated

(2)

(3)

Device Functional Modes (continued)

To calculate the noise of the resistors in the feedback network, the equivalent input-referred noise resistance is needed. For the example in Figure 36, this equivalent resistance R_{eq} can be calculated using Equation 1:

$$R_{eq} = \frac{R_F \times R_G}{R_F + R_G} \tag{1}$$

The voltage noise of the equivalent resistance can be calculated using Equation 2:

$$e_{nr} = \sqrt{4kTR_{eq}}$$

where

e_{nr} = thermal noise voltage of the equivalent resistor

R_{eq} (V/√Hz)

- $k = Boltzmann constant (1.38 \times 10^{-23} J/K)$
- T = absolute temperature (K)
- R_{eq} = resistance (Ω)

The total equivalent input voltage noise is given by Equation 3:

$$e_{n in} = \sqrt{e_{nv}^2 + e_{nr}^2}$$

where

- e_{n in} = total input equivalent voltage noise of the circuit
- e_{nv} = input voltage noise of the op amp

The final step is multiplying the total input voltage noise by the noise gain using Equation 4, which is in this case the gain of the op amp configuration:

$$e_{n out} = e_{n in} \times A_{noise} \tag{4}$$

The equivalent resistance for the first example with a resistor R_F of 10 M Ω and a resistor R_G of 100 k Ω at 25°C (298 K) equals Equation 5:

$$R_{eq} = \frac{R_F \times R_G}{R_F + R_G} = \frac{10 \ M\Omega \times 100 \ k\Omega}{10 \ M\Omega + 100 \ k\Omega} = 99 \ k\Omega \tag{5}$$

Now the noise of the resistors can be calculated using Equation 6, yielding:

$$e_{nr} = \sqrt{4kTR_{eq}}$$

$$= \sqrt{4 \times 1.38 \times 10^{-23} J/K \times 298K \times 99 k\Omega}$$

$$= 40 \ nV/\sqrt{Hz}$$
(6)

The total noise at the input of the op amp is calculated in Equation 7:

$$e_{n in} = \sqrt{e_{nv}^{2} + e_{nr}^{2}}$$
$$= \sqrt{(20 \ nV/\sqrt{Hz})^{2} + (40 \ nV/\sqrt{Hz})^{2}} = 45 \ nV/\sqrt{Hz}$$
(7)

For the first example, this input noise, multiplied with the noise gain, in Equation 8 gives a total output noise of:

$$e_{n out} = e_{n in} \times A_{noise}$$

= 45 nV/ $\sqrt{Hz} \times 101 = 4.5 \ \mu V/\sqrt{Hz}$ (8)

In the second example, with a resistor R_F of 10 k Ω and a resistor R_G of 100 Ω at 25°C (298 K), the equivalent resistance equals Equation 9:

$$R_{eq} = \frac{R_F \times R_G}{R_F + R_G} = \frac{10 \ k\Omega \times 100 \ \Omega}{10 \ k\Omega + 100 \ \Omega} = 99 \ \Omega \tag{9}$$

The resistor noise for the second example is calculated in Equation 10:



Device Functional Modes (continued)

$$e_{nr} = \sqrt{4kTR_{eq}}$$
$$= \sqrt{4 \times 1.38 \times 10^{-23} J/K \times 298 K \times 99 \Omega}$$
$$= 1 \, nV/\sqrt{Hz}$$
(10)

The total noise at the input of the op amp is calculated in Equation 10:

$$e_{n in} = \sqrt{e_{nv}^{2} + e_{nr}^{2}}$$

= $\sqrt{(20 \ nV/\sqrt{Hz})^{2} + (1 \ nV/\sqrt{Hz})^{2}}$
= $20 \ nV/\sqrt{Hz}$ (11)

For the second example the input noise, multiplied with the noise gain, in Equation 12 gives an output noise of:

$$e_{n out} = e_{n in} \times A_{noise}$$

= 20 nV/ $\sqrt{Hz} \times 101 = 2 \mu V/\sqrt{Hz}$ (12)

In the first example the noise is dominated by the resistor noise due to the very high resistor values, in the second example the very low resistor values add only a negligible contribution to the noise and now the dominating factor is the op amp itself. When selecting the resistor values, it is important to choose values that do not add extra noise to the application. Choosing values above 100 kΩ may increase the noise too much. Low values keep the noise within acceptable levels; choosing very low values however, does not make the noise even lower, but can increase the current of the circuit.

7.4.3 Interfacing to High Impedance Sensor

With CMOS inputs, the LMV84x are particularly suited to be used as high impedance sensor interfaces.

Many sensors have high source impedances that may range up to 10 M Ω . The input bias current of an amplifier loads the output of the sensor, and thus cause a voltage drop across the source resistance, as shown in Figure 37. When an op amp is selected with a relatively high input bias current, this error may be unacceptable.

The low input current of the LMV84x significantly reduces such errors. The following examples show the difference between a standard op amp input and the CMOS input of the LMV84x.

The voltage at the input of the op amp can be calculated with Equation 13:

$$V_{\rm IN+} = V_{\rm S} - I_{\rm B} \times R_{\rm S} \tag{13}$$

For a standard op amp, the input bias lb can be 10 nA. When the sensor generates a signal of 1 V (V_s) and the sensors impedance is 10 M Ω (R_s), the signal at the op amp input is calculated in Equation 14:

 $V_{IN} = 1 \text{ V} - 10 \text{ nA} \times 10 \text{ M}\Omega = 1 \text{ V} - 0.1 \text{ V} = 0.9 \text{ V}$

For the CMOS input of the LMV84x, which has an input bias current of only 0.3 pA, this would give Equation 15: $V_{IN} = 1 V - 0.3 pA \times 10 M\Omega = 1 V - 3 \mu V = 0.999997 V$ (15)

The conclusion is that a standard op amp, with its high input bias current input, is not a good choice for use in impedance sensor applications. The LMV84x, in contrast, are much more suitable due to the low input bias current. The error is negligibly small; therefore, the LMV84x are a must for use with high impedance sensors.

SENSOR

Figure 37. High Impedance Sensor Interface

Copyright © 2006–2016, Texas Instruments Incorporated

(14)



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The rail-to-rail input and output of the LMV84x and the wide supply voltage range make these amplifiers ideal to use in numerous applications. Three sample applications, namely the active filter circuit, high-side current sensing, and thermocouple sensor interface, are provided in the *Typical Applications* section.

8.2 Typical Applications

8.2.1 Active Filter Circuit




Figure 38. Active Band-Pass Filter Implementation

8.2.1.1 Design Requirements

In this example it is required to design a bandpass filter with band-pass frequency of 10 kHz, and a center frequence of approximately 10% from the total frequence of the filter. This is achieved by cascading two bandpass filters, A and B, with slightly different center frequencies.

8.2.1.2 Detailed Design Procedure

The center frequency of the separate band-pass filters A, and B can be calculated by Equation 16:

$$f_{mid} = \frac{1}{2\pi C} \sqrt{\frac{R_1 + R_3}{R_1 R_2 R_3}}$$

where

- C = 33 nF
- R1 = 2 KΩ

This gives Equation 17 for filter A:

$$f_{mid} = \frac{1}{\pi \times 33 \ nF} \sqrt{\frac{2 \ k\Omega + 6.2 \ k\Omega}{2 \ k\Omega \times 6.2 \ k\Omega \times 45 \ k\Omega}} = 9.2 \ kHz$$

and Equation 18 for filter B with C = 27nF:

$$f_{mid} = \frac{1}{\pi \times 27 \ nF} \sqrt{\frac{2 \ k\Omega + 6.2 \ k\Omega}{2 \ k\Omega \times 6.2 \ k\Omega \times 45 \ k\Omega}} = 11.2 \ kHz$$

Bandwidth can be calculated by Equation 19:

(16)

(17)

(18)

Product Folder Links: LMV841 LMV842 LMV844 LMV841-Q1 LMV842-Q1 LMV844-Q1



Typical Applications (continued)

$$B = \frac{1}{\pi R_2 C} \tag{19}$$

For filter A, this gives Equation 20:


$$B = \frac{1}{\pi \times 6.2 \ k\Omega \times 33 \ nF} = 1.6 \ kHz \tag{20}$$

and Equation 21 for filter B:

$$B = \frac{1}{\pi \times 6.2 \ k\Omega \times 27 \ nF} = 1.9 \ kHz \tag{21}$$

8.2.1.3 Application Curve


The responses of filter A and filter B are shown as the thin lines in Figure 39; the response of the combined filter is shown as the thick line. Shifting the center frequencies of the separate filters farther apart, results in a wider band; however, positioning the center frequencies too far apart results in a less flat gain within the band. For wider bands more band-pass filters can be cascaded.







8.2.2 High-Side, Current-Sensing Circuit







Typical Applications (continued)

8.2.2.1 Design Requirements

In this example, it is desired to measure a current between 0 A and 2 A using a sense resistor of 100 m Ω , and convert it to an output voltage of 0 to 5 V. A current of 2 A flowing through the load and the sense resistor results in a voltage of 200 mV across the sense resistor. The op amp amplifies this 200 mV to fit the current range to the output voltage range.

8.2.2.2 Detailed Design Procedure

To measure current at a point in a circuit, a sense resistor is placed in series with the load, as shown in Figure 40. The current flowing through this sense resistor results in a voltage drop, that is amplified by the op amp. The rail-to-rail input and the low V_{OS} features make the LMV84x ideal op amps for high-side, current-sensing applications.

The input and the output relation of the circuit is given by Equation 22:

$$V_{OUT} = R_F / R_G \times V_{SENSE}$$

(22)

For a load current of 2 A and an output voltage of 5 V the gain would be $V_{OUT} / V_{SENSE} = 25$.

If the feedback resistor, R_F , is 100 k Ω , then the value for R_G is 4 k Ω . The tolerance of the resistors has to be low to obtain a good common-mode rejection.

8.2.3 Thermocouple Sensor Signal Amplification

Figure 41 is a typical example for a thermocouple amplifier application using an LMV841, LMV842, or LMV844. A thermocouple senses a temperature and converts it into a voltage. This signal is then amplified by the LMV841, LMV842, or LMV844. An ADC can then convert the amplified signal to a digital signal. For further processing the digital signal can be processed by a microprocessor, and can be used to display or log the temperature, or the temperature data can be used in a fabrication process.




Figure 41. Thermocouple Sensor Interface

8.2.3.1 Design Requirements

In this example it is desired to measure temperature in the range of 0°C to 500°C with a resolution of 0.5°C using a K-type thermocouple sensor. The power supply for both the LMV841, LMV842, or LMV844 and the ADC is 3.3 V.

8.2.3.2 Detailed Design Procedure

A thermocouple is a junction of two different metals. These metals produce a small voltage that increases with temperature. A K-type thermocouple is a very common temperature sensor made of a junction between Nickel-Chromium and Nickel-Aluminum. There are several reasons for using the K-type thermocouple. These include temperature range, the linearity, the sensitivity, and the cost.

22 Submit Documentation Feedback



Typical Applications (continued)

A K-type thermocouple has a wide temperature range. The range of this thermocouple is from approximately -200°C to approximately 1200°C, as can be seen in Figure 42. This covers the generally used temperature ranges.

Over the main part of the range the behavior is linear. This is important for converting the analog signal to a digital signal. The K-type thermocouple has good sensitivity when compared to many other types; the sensitivity is 41 μ V/°C. Lower sensitivity requires more gain and makes the application more sensitive to noise. In addition, a K-type thermocouple is not expensive, many other thermocouples consist of more expensive materials or are more difficult to produce.




Figure 42. K-Type Thermocouple Response

The temperature range of 0°C to 500°C results in a voltage range from 0 mV to 20.6 mV produced by the thermocouple. This is shown in Figure 42.

To obtain the best accuracy the full ADC range of 0 to 3.3 V is used and the gain needed for this full range can be calculated Equation 23:

(23)

If R_G is 2 k Ω , then the value for R_F can be calculated with this gain of 160. Because $A_V = R_F / R_G$, R_F can be calculated in Equation 24:

 $\mathsf{R}_\mathsf{F} = \mathsf{A}_\mathsf{V} \times \mathsf{R}_\mathsf{G} = 160 \times 2 \; \mathsf{k}\Omega = 320 \; \mathsf{k}\Omega$

(24)

To achieve a resolution of 0.5°C a step smaller than the minimum resolution is needed. This means that at least 1000 steps are necessary (500°C/0.5°C). A 10-bit ADC would be sufficient as this gives 1024 steps. A 10-bit ADC such as the two channel 10-bit ADC102S021 would be a good choice.

At the point where the thermocouple wires are connected to the circuit on the PCB unwanted parasitic thermocouple is formed, introducing error in the measurements of the actual thermocouple sensor.

Using an isothermal block as a reference will compensate for this additional thermocouple effect. An isothermal block is a good heat conductor. This means that the two thermocouple connections both have the same temperature. The temperature of the isothermal block can be measured, and thereby the temperature of the thermocouple connections. This is usually called the cold junction reference temperature. In the example, an LM35 is used to measure this temperature. This semiconductor temperature sensor can accurately measure temperatures from -55° C to 150° C.

The ADC in this example also coverts the signal from the LM35 to a digital signal, hence, the microprocessor can compensate for the amplified thermocouple signal of the unwanted thermocouple junction at the connector.



9 Power Supply Recommendations

The LMV84x is specified for operation from 2.7 V to 12 V (\pm 1.35 V to \pm 6 V) over a –40°C to 125°C temperature range. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the *Absolute Maximum Ratings*.

CAUTION

Supply voltages larger than 13.2 V can permanently damage the device.


For proper operation, the power supplies must be properly decoupled. For decoupling the supply lines, TI suggests placing 10-nF capacitors as close as possible to the operational amplifier power supply pins. For single supply, place a capacitor between V⁺ and V⁻ supply leads. For dual supplies, place one capacitor between V⁺ and ground, and one capacitor between V⁻ and ground.

10 Layout

10.1 Layout Guidelines

- The V+ pin must be bypassed to ground with a low-ESR capacitor.
- The optimum placement is closest to the V+ and ground pins.
- Take care to minimize the loop area formed by the bypass capacitor connection between V+ and ground.
- The ground pin must be connected to the PCB ground plane at the pin of the device.
- The feedback components must be placed as close to the device as possible to minimize strays.

10.2 Layout Example







11 Device and Documentation Support

11.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
LMV841	Click here	Click here	Click here	Click here	Click here
LMV842	Click here	Click here	Click here	Click here	Click here
LMV844	Click here	Click here	Click here	Click here	Click here
LMV841-Q1	Click here	Click here	Click here	Click here	Click here
LMV842-Q1	Click here	Click here	Click here	Click here	Click here
LMV844-Q1	Click here	Click here	Click here	Click here	Click here

Table 1. Related Links

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2006–2016, Texas Instruments Incorporated



4-Mar-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins			Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LMV841MG/NOPB	ACTIVE	SC70	DCK	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	A97	Samples
LMV841MGX/NOPB	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	A97	Samples
LMV841QMG/NOPB	ACTIVE	SC70	DCK	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	АТА	Samples
LMV841QMGX/NOPB	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	АТА	Samples
LMV842MA/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM		LMV84 2MA	Samples
LMV842MAX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM		LMV84 2MA	Samples
LMV842MM/NOPB	ACTIVE	VSSOP	DGK	8	1000	Green (RoHS & no Sb/Br)	CU NIPDAUAG CU SN	Level-1-260C-UNLIM	-40 to 125	AC4A	Samples
LMV842MMX/NOPB	ACTIVE	VSSOP	DGK	8	3500	Green (RoHS & no Sb/Br)	CU NIPDAUAG CU SN	Level-1-260C-UNLIM	-40 to 125	AC4A	Samples
LMV842QMA/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMV84 2QMA	Samples
LMV842QMAX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMV84 2QMA	Samples
LMV842QMM/NOPB	ACTIVE	VSSOP	DGK	8	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	ΑΑ7Α	Samples
LMV842QMMX/NOPB	ACTIVE	VSSOP	DGK	8	3500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	ΑΑ7Α	Samples
LMV844MA/NOPB	ACTIVE	SOIC	D	14	55	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMV844MA	Samples
LMV844MAX/NOPB	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMV844MA	Samples
LMV844MT/NOPB	ACTIVE	TSSOP	PW	14	94	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMV844 MT	Samples
LMV844MTX/NOPB	ACTIVE	TSSOP	PW	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMV844 MT	Samples
LMV844QMA/NOPB	ACTIVE	SOIC	D	14	55	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMV844 QMA	Samples



4-Mar-2016

Orderable Device	Status	Package Typ	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LMV844QMAX/NOPB	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMV844 QMA	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LMV841, LMV841-Q1, LMV842, LMV842-Q1, LMV844, LMV844-Q1 :



PACKAGE OPTION ADDENDUM

4-Mar-2016

• Catalog: LMV841, LMV842, LMV844

• Automotive: LMV841-Q1, LMV842-Q1, LMV844-Q1

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMV841MG/NOPB	SC70	DCK	5	1000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV841MGX/NOPB	SC70	DCK	5	3000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV841QMG/NOPB	SC70	DCK	5	1000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV841QMGX/NOPB	SC70	DCK	5	3000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV842MAX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMV842MM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV842MMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV842MMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV842QMAX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMV842QMM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV842QMMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV844MAX/NOPB	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1
LMV844MTX/NOPB	TSSOP	PW	14	2500	330.0	12.4	6.95	5.6	1.6	8.0	12.0	Q1
LMV844QMAX/NOPB	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

18-May-2016



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMV841MG/NOPB	SC70	DCK	5	1000	210.0	185.0	35.0
LMV841MGX/NOPB	SC70	DCK	5	3000	210.0	185.0	35.0
LMV841QMG/NOPB	SC70	DCK	5	1000	210.0	185.0	35.0
LMV841QMGX/NOPB	SC70	DCK	5	3000	210.0	185.0	35.0
LMV842MAX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LMV842MM/NOPB	VSSOP	DGK	8	1000	210.0	185.0	35.0
LMV842MMX/NOPB	VSSOP	DGK	8	3500	364.0	364.0	27.0
LMV842MMX/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0
LMV842QMAX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LMV842QMM/NOPB	VSSOP	DGK	8	1000	210.0	185.0	35.0
LMV842QMMX/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0
LMV844MAX/NOPB	SOIC	D	14	2500	367.0	367.0	35.0
LMV844MTX/NOPB	TSSOP	PW	14	2500	367.0	367.0	35.0
LMV844QMAX/NOPB	SOIC	D	14	2500	367.0	367.0	35.0

DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-203 variation AA.



LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated